

FIG. 1 PRIOR ART




FIG. 2 PRIOR ART

TI-37351 2 of 16




FIG. 3A




FIG. 3B





FIG. 4



TI-37351 5 of 16




FIG. 6A

TI-37351 7 of 16





FIG. 6B



700


FIG. 7


TI-37351 9 of 16

Proposed Implementation
Steps/
۲۳
ntation Tracking ability
Typical Implementation ency Steps/ Track its) Update abili
Typica Latency (bits)
Steps/ UI
Unit
Data Rate


FIG. 8


FIG. 9A





TI-37351 13 of 16 1.6n 1250 1.4n IME (Seconds) **FIG. 121** 1256 0.0 TIME (Seconds) 1260 _ TC_OUT<0> <0>TU_OT CLK/CLKZ CLK/CLKZ 1.6n 1.4n 6.0n 1216 FIG. 12A 1210 .8n 1.0n TIME (Seconds) 0.0 TIME (Seconds) <0>TU_OT CLK/CLKZ CLK/CLKZ <0>TU_OT








FIG. 15